 |
B.E / B.Tech or M.E / M.Tech |
 |
 |
Experience: |
|
 |
Over 8 years of hands-on experience |
 |
 |
Key Skills: |
|
 |
Verilog, System Verilog, C/C++, Java |
|
 |
Experience in ASIC verification, HDL/behavioral modeling |
|
 |
Hands-on testbench and BFM development |
|
 |
Responsibilities: |
|
 |
Will lead and supervise the logic and functional verification team and
development of next generation high density Flash-based SOC FPGA |
|
 |
Closely work with silicon design engineers and software engineers to ensure
the client deploy new product with the highest quality and shorter time to
market |
|
 |
MUST be hands-on, and technically well-versed in writing HDL-code,
verification and debugging. Otherwise possess practically experience in all
aspects of logic verification |
|
 |
| Requirements: |
|
 |
Define new verification methodology, propose design for verification and
test, and improve our current verification flow |
|
 |
The verification will include logic verification for FPGA core, logic IP, and
analog IP. In this position you will make sure that both FPGA placement
and route software generated bitstream and silicon meets the defined
architecture specification and the user design works functionally on the
device, both for pre-tape out and post silicon |
|
 |
You will also be responsible for development of software tools used for the
verification |
|
 |
Test bench generation and automatic regression – MUST have hands-on
experience in developing complex verification infrastructure, testbenches,
scripting, regression, coverage analysis |
 |
 |
Simulations, verifications, and debugging for circuit and logic design
(schematics, analog, RTL) |
 |
 |
Block-level verification and mixed signal chip verification |
 |
 |
Cross-functional team interfacing and collaboration in all activities |
 |
 |
Self-motivated and enthusiastic to overcome any new requirements and
challenges |
 |
 |
Proficient with IC chip design, development flow, process, and
methodology |
 |
 |
Proficient with CMOS logic design, circuit design, and circuit analysis |
 |
 |
Knowledge and experience in analog circuit design and/or RTL design |
 |
 |
Proficient with UNIX environment, shell script, and CAE/CAD tools
(schematic capture, circuit simulations, design verification, etc.) |
 |
 |
Must have strong self learning ability, leadership, clear communication
skills and enjoy working in teams |
 |
 |
| Location: Hyderabad, India |
 |
 |
| Please send your
resume to hr@qualcorelogic.com with
the relevant code in the subject. |
 |
 |
HRD
- Recruitment
QualCore Logic Ltd.
7-145 Nagendra Nagar,
Habsiguda,
Hyderabad - 500 007
India
|
|
|