 |
B.E./B.Tech in Electronics and Communications/Electrical and Electronics |
 |
Experience: |
 |
|
 |
2+ years of experience as Analog Layout Engineer |
 |
Key Skills: |
|
 |
Analog IC Layout |
|
 |
DRC/LVS/Antenna checks |
 |
 |
CMOS device physics |
 |
 |
Knowledge in CMOS fabrication |
 |
 |
Responsibilities: |
|
 |
Would work on custom layout Analog IPs like PLLs, DLLs, ADCs, DACs, Voltage Reference Generators, High speed IOs like LVDS and exposure towards standard cells |
 |
 | Would be involved in Full chip layout |
 |
 | Performing verification checks like DRC/LVS/Antenna and fixing violations |
 |
 | Work closely with the Design engineers in designing and successfully delivering Analog Layouts |
 |
 | Need to work on layouts and produce good yield |
 |
Requirements: |
 |
 |
Experience in using Cadence Virtuoso Layout Editor, Mentor Graphics Calibre verification tool |
|
 |
Experience in performing various kinds of Analog Layouts, their implementations from top-level floor planning down to complex block level layouts |
|
 |
Knowledge of various Analog Layout Techniques |
|
 |
Understanding of circuit principles as affected by layout such as speed, capacitance, power, noise and area |
|
 |
Ability to exchange and communicate information with Analog Designers and the team members |
 |
 |
Excellent communication, documentation and presentation skills |
 |
 |
Good team player |
 |
| Location: Hyderabad, India |
 |
 |
| Please send your
resume to hr@qualcorelogic.com with
the relevant code in the subject. |
 |
 |
HRD
- Recruitment
QualCore Logic Ltd.
7-145 Nagendra Nagar,
Habsiguda,
Hyderabad - 500 007
India
|
|
|